Numerical displaying apparatus

ABSTRACT

Binary counters FF1, FF2, FF3, and FF4, which are used in a decimal notation displaying device (L), respectively indicate a numeral which corresponds to 1, 2, 4, and 8. A decimal notation number in the aforesaid displaying device is illustrated as a sum of displays which correspond to the aforesaid 1, 2, 4, and 8 respectively.

United States Patent Inventor I-Iitoshi Sone Chigasaki-shi, Japan Appl.No. 723,028

Filed Apr. 22, 1968 Patented Nov. 2, 1971 Assignee Kabushiki KaishaRicoh Tokyo, Japan Priority Apr. 24, 1967 Japan 42/25856 NUMERICALDISPLAYING APPARATUS Primary Examiner- Daryl W. Cook AssistantExaminerJoseph M. Thesz, Jr. AttorneyBurgess, Ryan & Hicks 2 3 FigsABSTRACT: Binary counters Fl-l, FFZ, FF3, and FF4, which US. Cl. 235/92EA, are used in a decimal notation displaying device (L), respec-340/378 tively indicate a numeral which corresponds to 1, 2, 4, and 8.Int. Cl G091 9/00 A decimal notation number in the aforesaid displayingdevice Field of Search 235/92; is illustrated as a sum of displays whichcorrespond to the 340/378, 336 aforesaid 1, 2, 4, and 8 respectively.

-L O O I. I 4 3 FFg FF PATENTEDNUYZ ISTI Sm m 2 3, 17,712

v FIG. I

[ FF4 a z FF.

FIG. 2

O O O INVENTOR Hwosm some ATTORNEYS 1 E7 NUMERICAL DISPLAiYING APPARATUSBACKGROUND OF THE INVENTION The present invention relates to a numericaldisplaying apparatus. For more details, the invention relates to anumerical displaying apparatus which calculates a decimal notationnumber using a combination of binary counters.

Conventionally, a decimal notation number is mainly displayed byconvening binary notation numbers using binarydecimal converters.According to this conventional method, the Arabic numerals such as 0, l,2, ....8, and 9 can be used to illustrate the number, however, themethod requires a binarydecimal converter and various component to drivethe indicating lamp, and therefore inevitably expensive.

SUMMARY OF THE INVENTION In accordance with the present invention, in adecimal notation counter consists of binary counters which resolve theinput number into numerals l, 2,} 4, and 8, and output of the countercorresponding to these numbers perform the display. The input decimalnumber is read out as a sum of the indications. 1

One object of the invention is to considerably simplify structure of thedisplaying apparatus. 1

One more object of this invention is to reduce cost of the apparatus.

The invention will be well understood from the following description andthe accompanying drawings illustrating an embodiment of the invention.

BRIEF EXPLANATIONOF DRAWINGS FIG. 1 shows configuration of thedisplaying apparatus.

FIG. 2 shows indication of numerals by each stage of the binary counterin the decimal notation counter.

FIG. 3 shows illustration of the input number upon a combination of thebinary counters in FIG. 2.

DESCRIPTION OF A PREFERRED EMBODIMENT In FIG. 1, DC is a decimalnotation counter consisting of a combination of binary counters. Eachbinary counter consists of a flip-flop FFI, FF2, FF3, and FF4. Output ofeach counter, or flip-flop, is connected to the decimal notationdisplaying device L, and display thereof is p erfonned by nine lamps,for example, arranged in columns and rows. The lamps are lit by thebinary counter outputs. I g

When the first stage binary counter is in the condition I," a lamp inthe center is lit, as seeri in FIG. 2(1), and when the second stagebinary counter is in the condition l two lamps in the upper and lowercenter are lit as in FIG. 2(2). When the third binary counter is in thecondition l four lamps in corners are lit as in FIG. 2(4), and when thefourth stage binary counter is in the condition l two lamps in the rightand left side center are lit as in FIG. 2(8). No lamp lights when eachbinary is in the condition 0."-

FIG. 3 shows the indication which corresponds to each input numeral, infigures (A) the lamps which are lit by binary counters in each numeralinput .are shown, and figures (8) show consequent illustration (display)of input numerals by combination of the lit lamps.

Assuming that the counters are counting a numeral 1 in decimal notationwhich is referred to as 0001 in binary notation, a lamp in the centerlights, and, when the input numeral is 2 (0010), two lamps in upper andlower center light. If the input numeral is 3 (0011), both lamps whichindicate 1 and 2, respectively, are lit, thereby indicating the inputnumber with lighting three lamps on the vertical centerline.

Accordingly, input numerals 4 (0100), 5 (0101), 6 (0110), and 7 (01 l l)are respectively indicated by combination of lamps lit by each ,counter,making total number of lamps as 4, 5, 6, and 7.

The decimal notation counter shown in the embodiment comprises afeedback circuit to the second and the third stage in order to convert ahexadecimal notation countlng Into a decimal notation, and subsequently,numerals 8 and 9 are counted as 1110 and llll respectively, therebyindicating them with eight and nine lamps.

However, as no lamp lights when the counted numeral is 0, the indicationcannot be distinguished from a condition under which the counter is notoperating. An adequate method, such as to facilitate a lamp whichindicate a condition 0 at a proper portion on the frame of thedisplaying device, can enable the aforesaid identification.

As previously described, according to this invention, outputs of eachbinary counter indicate numerals such as l, 2, 4, and 8, respectively,and a combination thereof directly displays a sum of the indications ofthese numbers, in other words, a decimal notation number which iscounted by binary notation counters is displayed in a decimal notationnumber.

The invention claimed is:

l. A numerical display apparatus for counting pulses and displaying theresult in a decimal format on a visual matrix display, said apparatuscomprising;

at least first, second, third and fourth binary counters interconnectedto provide at least 10 successive stable states for successivelycounting said pulses, and

a decimal notation display means operatively connected directly to saidinterconnected counters for directly displaying the binary states ofsaid counters in a decimal format on a visual matrix display, saiddisplay means comprising; v

first means for producing a first portion of said visual matrix displaycorresponding to a stable state of said first counter;

second means for producing a second portion of said visual matrixdisplay corresponding to a stable state of said second counter;

third means for producing a third portion of saidvisual matrix displaycorresponding to a stable state of said third counter;

fourth means for producing a fourth portion of said visual matrixdisplay corresponding to a stable state of said fourth counter;

said first, second, third and fourth means being simultaneously operableto produce a composite visual matrix display corresponding to any one ofthe said successive stable states of said interconnected counters;

an output from said fourth binary counter being fed back to an input ofsaid second and of said third binary counters thereby eliminating 6 ofthe total possible 16 stable states of said interconnected counters;

said first means comprising a single light source connected to an outputof said first counter and corresponding to a decimal l notation; saidsecond means comprising two light sources connected to an output of saidsecond counter and corresponding to a decimal 2 notation;

said third means comprising four light sources connected to an output ofsaid third counter and corresponding to a decimal 4 notation; and

said fourth means comprising two light sources connected to an output ofsaid fourth counter and, in combination with said second and thirdmeans, corresponding to a decimal 8 notation.

2. An apparatus as in claim 1 wherein the nine said light sources arearranged in a square matrix to indicate in a composite matrix lightdisplay said stable states of said interconnected counters.

* I i 0 l

1. A numerical display apparatus for counting pulses and displaying theresult in a decimal format on a visual matrix display, said apparatuscomprising; at least first, second, third and fourth binary countersinterconnected to provide at least 10 successive stable states forsuccessively counting said pulses, and a decimal notation display meansoperatively connected directly to said interconnected counters fordirectly displaying the binary states of said counters in a decimalformat on a visual matrix display, said display means comprising; firstmeans for producing a first portion of said visual matrix displaycorresponding to a stable state of said first counter; second means forproducing a second portion of said visual matrix display correspondingto a stable state of said second counter; third means for producing athird portion of said visual matrix display corresponding to a stablestate of said third counter; fourth means for producing a fourth portionof said visual matrix display corresponding to a stable state of saidfourth counter; said first, second, third and fourth means beingsimultaneously operable to produce a composite visual matrix displaycorresponding to any one of the said successive stable states of saidinterconnected counters; an output from said fourth binary counter beingfed back to an input of said second and of said third binary countersthereby eliminating 6 of the total possible 16 stable states of saidinterconnected counters; said first means comprising a single lightsource connected to an output of said first counter and corresponding toa decimal 1 notation; said second means comprising two light sourcesconnected to an output of said second counter and corresponding to adecimal 2 notation; said third means comprising four light sourcesconnected to an output of said third counter and corresponding to adecimal 4 notation; and said fourth means comprising two light sourcesconnected to an output of said fourth counter and, in combination withsaid second and third means, corresponding to a decimal 8 notation. 2.An apparatus As in claim 1 wherein the nine said light sources arearranged in a square matrix to indicate in a composite matrix lightdisplay said stable states of said interconnected counters.